Home > TERATEC FORUM > Workshop 3

TERATEC Forum 2015
Workshop 3 - Wednesday, June 24 from 9:00 to 12:30
Architectures for HPC/HPDA – a few trends and perspectives

On the road to exascale: tackling communication performance
Jean-Pierre PANZIERA, Chief Technology Director for Extreme Computing, ATOS 

Download the presentation

The development of an exascale computing capability is characterized by significant and disruptive changes in computing hardware architecture, related to compute resource and data concurrency, data movement, energy efficiency and resilience. The interconnect network is a key component for global system performance, and becomes even more critical as the configurations grow larger. To address this challenge, Atos is developing a new generation of interconnect specifically for High Performance Computing: the Bull eXascale Interconnect, or BXI. The presentation will give an overview of the BXI network and the underlying concepts. The BXI network is based on the Portals 4 protocol, it offloads the communication primitives in hardware and thus enables independent progress of computation and communication. We will describe the two BXI ASIC components, the network interface and the BXI switch, as well as the BXI software environment. We will finally explain how the BXI is integrated in the Bull exascale platform to build a large scale parallel system.

Jean-Pierre Panziera is the Chief Technology Director for Extreme Computing at Atos. He joined Bull, now an Atos company, in 2009, and is responsible for future HPC hardware developments. He started his career at Elf-Aquitaine as a developer for seismic processing. He then worked for 20 years at SGI, first as an HPC application specialist and then as a Chief Engineer. Jean-Pierre holds an engineer degree from Ecole Nationale Supérieure des Mines de Paris.

Download the presentation



© Ter@tec - All rights reserved - Lawful mention